JPH058458B2 - - Google Patents

Info

Publication number
JPH058458B2
JPH058458B2 JP62023202A JP2320287A JPH058458B2 JP H058458 B2 JPH058458 B2 JP H058458B2 JP 62023202 A JP62023202 A JP 62023202A JP 2320287 A JP2320287 A JP 2320287A JP H058458 B2 JPH058458 B2 JP H058458B2
Authority
JP
Japan
Prior art keywords
buffer
tag
cpu
invalidation
processing mechanism
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP62023202A
Other languages
English (en)
Japanese (ja)
Other versions
JPS63191254A (ja
Inventor
Motoyoshi Hirose
Yukihiko Kitano
Tsuyoshi Pponkurumada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP62023202A priority Critical patent/JPS63191254A/ja
Publication of JPS63191254A publication Critical patent/JPS63191254A/ja
Publication of JPH058458B2 publication Critical patent/JPH058458B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP62023202A 1987-02-03 1987-02-03 バツフア無効化方式 Granted JPS63191254A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62023202A JPS63191254A (ja) 1987-02-03 1987-02-03 バツフア無効化方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62023202A JPS63191254A (ja) 1987-02-03 1987-02-03 バツフア無効化方式

Publications (2)

Publication Number Publication Date
JPS63191254A JPS63191254A (ja) 1988-08-08
JPH058458B2 true JPH058458B2 (en]) 1993-02-02

Family

ID=12104082

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62023202A Granted JPS63191254A (ja) 1987-02-03 1987-02-03 バツフア無効化方式

Country Status (1)

Country Link
JP (1) JPS63191254A (en])

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0512117A (ja) * 1991-07-04 1993-01-22 Toshiba Corp キヤツシユ一致化方式

Also Published As

Publication number Publication date
JPS63191254A (ja) 1988-08-08

Similar Documents

Publication Publication Date Title
US4445174A (en) Multiprocessing system including a shared cache
US4747043A (en) Multiprocessor cache coherence system
US4851991A (en) Central processor unit for digital data processing system including write buffer management mechanism
EP0303648B1 (en) Central processor unit for digital data processing system including cache management mechanism
JPH0345407B2 (en])
JPH0137773B2 (en])
US5590310A (en) Method and structure for data integrity in a multiple level cache system
US4658356A (en) Control system for updating a change bit
JPH0519176B2 (en])
JPH0410102B2 (en])
JPS60237553A (ja) キヤツシユコヒ−レンスシステム
JPH058458B2 (en])
EP0302926B1 (en) Control signal generation circuit for arithmetic and logic unit for digital processor
JPH0211931B2 (en])
JP3088293B2 (ja) キャッシュメモリの記憶一致制御装置及び記憶一致制御方法
JP2656558B2 (ja) キャッシュメモリ制御回路
JPH057740B2 (en])
JPH0336648A (ja) 電子計算機及びｔｌｂ装置とマイクロプロセッサチップ
JPH01307849A (ja) データアクセス装置
JPH02129741A (ja) 逐次化制御方式
JPH05282207A (ja) キャッシュメモリ無効化制御方式
JPS6269337A (ja) キヤツシユ制御方式
JPH0448263B2 (en])
JPH0454259B2 (en])
JPS63149745A (ja) 記憶制御方式